发明名称 Frame rate converter and display apparatus equipped therewith
摘要 An input unit writes, into a memory unit, frames successively input from the outside. An interpolated frame generating unit reads multiple original frames from the memory unit, generates an interpolated frame between the original frames, and writes the interpolated frame into the memory unit. An output unit retrieves original frames and an interpolated frame from the memory unit and outputs to the outside the frames in the order in which the frames are to be displayed. The input unit, interpolated frame generating unit, and output unit operate in parallel to perform pipeline processing. Operation timing of each of the input unit and the interpolated frame generating unit is determined so that the timing at which the input unit writes an original frame into the memory unit differs from the timing at which the interpolated frame generating unit writes an interpolated frame into the memory unit.
申请公布号 US8451373(B2) 申请公布日期 2013.05.28
申请号 US20100847613 申请日期 2010.07.30
申请人 FURUKAWA RIICHI;OTOWA SATOSHI;SANYO ELECTRIC CO., LTD.;SANYO SEMICONDUCTOR CO., LTD. 发明人 FURUKAWA RIICHI;OTOWA SATOSHI
分类号 H04N5/14 主分类号 H04N5/14
代理机构 代理人
主权项
地址