发明名称 Duty Cycle Translator Methods and Apparatus
摘要 Methods and apparatus for translating duty cycle information in duty-cycle-modulated signals to higher frequencies or higher data rates. An exemplary duty cycle translator includes a duty cycle evaluator, a high-speed digital counter, and a comparator. The duty cycle evaluator generates a first digital number representing a duty cycle of a low-frequency input duty-cycle-modulated (DCM) signal. The comparator compares the first digital number to a second digital number generated by the high-speed digital counter, and generates, based on the comparison, an output DCM signal having a higher frequency or data rate than the frequency or data rate of the low-frequency input DCM signal but a duty cycle that is substantially the same as the duty cycle of the low-frequency input DCM signal.
申请公布号 US2013113642(A1) 申请公布日期 2013.05.09
申请号 US201313733123 申请日期 2013.01.02
申请人 MCCUNE, JR. EARL W. 发明人 MCCUNE, JR. EARL W.
分类号 H02M5/02;H03F3/16;H03M3/00 主分类号 H02M5/02
代理机构 代理人
主权项
地址