发明名称 Apparatus for designing semiconductor integrated circuit, method of designing semiconductor integrated circuit, and program for designing semiconductor integrated circuit
摘要 A device comprises a analysis section for detecting hold errors according to data including the values of the input and output nodes of the FF circuit, and identifying the node in which a hold error has occurred, a determining section for determining insertion of the trailing edge FF or the buffer into hold error sections on the basis of the results of the analysis by the analysis section, a FF insertion section for inserting the FF into a hold error section subjected to position determination so as to insert the trailing edge FF, and connecting a clock line to the FF based on the results of the determining section, and a buffer insertion section for inserting the buffer into the hold error section subjected to the position determination so as to insert the FF based on the results of data of the determining section.
申请公布号 US8438518(B2) 申请公布日期 2013.05.07
申请号 US201013254300 申请日期 2010.02.19
申请人 NAKAMURA YUICHI;NEC CORPORATION 发明人 NAKAMURA YUICHI
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址