发明名称 |
HIGH-FREQUENCY SIGNAL PROCESSOR AND WIRELESS COMMUNICATION SYSTEM |
摘要 |
There is a need to reduce secondary intermodulation distortion that may occur in a reception circuit of a high-frequency signal processor and a wireless communication system having the same. In test mode, for example, a test signal generating circuit TSGEN generates a test signal RFtst at f_tx±0.5 MHz. The test signal RFtst is input to a mixer circuit MIXrx_I (MIXrx_Q). A correction circuit block CALBK detects an IM2 component resulting from the MIXrx_I (MIXrx_Q). The CALBK varies a differential balance for the MIXrx_I (MIXrx_Q) and concurrently monitors a phase for the IM2 component resulting from MIXrx_I (MIXrx_Q). The CALBK searches for the differential balance corresponding to a transition point that allows the phase to transition by approximately 180°. The MIXrx_I (MIXrx_Q) operates in normal mode using the differential balance as a search result.
|
申请公布号 |
US2013107918(A1) |
申请公布日期 |
2013.05.02 |
申请号 |
US201213659379 |
申请日期 |
2012.10.24 |
申请人 |
RENESAS ELECTRONICS CORPORATION;RENESAS ELECTRONICS CORPORATION |
发明人 |
TOMISAWA SATORU;MATSUI HIROAKI;HORI KAZUAKI;WAKUDA TETSUYA;CHA SUNGWOO |
分类号 |
H04B1/40 |
主分类号 |
H04B1/40 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|