发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR DESIGNING THE SAME
摘要 The layout of an LSI is previously designed so that cells below pads which will be affected by stress are arranged so that the occurrence of a malfunction of the LSI which will be caused by the influence of stress is reduced or prevented. In addition to or instead of the cell arrangement, the arrangement of pads, bumps or the like may be adjusted.
申请公布号 US2013105935(A1) 申请公布日期 2013.05.02
申请号 US201213617342 申请日期 2012.09.14
申请人 YOKOYAMA KENJI 发明人 YOKOYAMA KENJI
分类号 H01L27/04;G06F17/50 主分类号 H01L27/04
代理机构 代理人
主权项
地址