发明名称 Data rate buffering in display port links
摘要 Rate matching for use in data links between a source device and a sink device is provided. A rate matching device includes a first-in-first-out (FIFO) buffer having a write pointer and a read pointer; a write control having a write clock to write an input data stream from the source device onto the FIFO buffer using the write pointer; a read control having a read clock to read data from the FIFO buffer using a read pointer, insert data to an output data stream and transmitting the data stream to the sink device; a processor to provide a bit number based on the write clock period and the read clock period, wherein the read control inserts blanking data into the output data stream while the read pointer is stopped in the FIFO buffer to allow the write pointer to move ahead by the bit number provided by the processor. Some embodiments are thus able to avoid buffer overflow or underflow scenarios.
申请公布号 US8432408(B2) 申请公布日期 2013.04.30
申请号 US20100756116 申请日期 2010.04.07
申请人 SYNAPTICS INCORPORATED;SHAMARAO PRASHANT 发明人 SHAMARAO PRASHANT
分类号 G09G5/36;G06T1/60 主分类号 G09G5/36
代理机构 代理人
主权项
地址
您可能感兴趣的专利