发明名称 SIGNAL DELIVERY CIRCUIT AND FLIP-FLOP CIRCUIT INCLUDING THE SAME
摘要 PURPOSE: A signal transmitting circuit and a flip flop circuit including the same are provided to reduce the transition time of a signal outputted to an output node without increasing the size of a transistor. CONSTITUTION: A pass gate(311) transmits a signal from an input node to an output node in an activation section of a control signal. A driving unit(320) includes a pull-up driving unit(320A). The pull-up driving unit pulls up the output node if the signal applied to the input node is a high level in the activation section of the control signal.
申请公布号 KR20130042244(A) 申请公布日期 2013.04.26
申请号 KR20110106426 申请日期 2011.10.18
申请人 SK HYNIX INC. 发明人 NOH, YOUNG KYU
分类号 G11C7/22;G11C5/14;G11C7/10 主分类号 G11C7/22
代理机构 代理人
主权项
地址