发明名称 DYNAMICALLY RECONFIGURABLE PIPELINED PRE-PROCESSOR
摘要 A pipelined video pre-processor includes a plurality of configurable image-processing modules. The modules may be configured using direct processor control, DMA access, or both. A block-control list, accessible via DMA, facilitates configuration of the modules in a manner similar to direct processor control. Parameters in the modules may be updated on a frame-by-frame basis.
申请公布号 US2013100146(A1) 申请公布日期 2013.04.25
申请号 US201213651426 申请日期 2012.10.14
申请人 ANALOG DEVICES, INC;ANALOG DEVICES, INC. 发明人 RAO SATISHCHANDRA G.;LERNER BORIS;BUSHEY ROBERT;MEYER-PUNDSACK MICHAEL;KUSSTATSCHER BENNO;KAZHAYIL SREEJITH;MUTHUSAMY GOKUL;KARANAM GOPAL;SANJEEV PRAVEEN
分类号 G06T1/20 主分类号 G06T1/20
代理机构 代理人
主权项
地址