| 摘要 |
<p>This variable delay circuit is loaded with a plurality of variable capacitance elements at a transmission line, and controls the amount of delay by changing the capacitance values thereof. An input/output terminal is equipped with a frequency characteristic control circuit configured by connecting a resistive element and a capacitance element in parallel.</p> |
