发明名称 |
Techniques for employing retiming and transient simplification on netlists that include memory arrays |
摘要 |
A technique for performing an analysis of a logic design (that includes a native memory array embodied in a netlist) includes detecting an initial transient behavior in the logic design as embodied in the netlist. The technique also includes determining a duration of the initial transient behavior and gathering reduction information on the logic design based on the initial transient behavior. The netlist is then modified based on the reduction information. |
申请公布号 |
US8418106(B2) |
申请公布日期 |
2013.04.09 |
申请号 |
US20100872490 |
申请日期 |
2010.08.31 |
申请人 |
BAUMGARTNER JASON R.;CASE MICHAEL L.;KANZELMAN ROBERT L.;MONY HARI;INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BAUMGARTNER JASON R.;CASE MICHAEL L.;KANZELMAN ROBERT L.;MONY HARI |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|