发明名称 Method of manufacturing semiconductor device with offset sidewall structure
摘要 A method of manufacturing a semiconductor device with NMOS and PMOS transistors is provided. The semiconductor device can lessen a short channel effect, can reduce gate-drain current leakage, and can reduce parasitic capacitance due to gate overlaps, thereby inhibiting a reduction in the operating speed of circuits. An N-type impurity such as arsenic is ion implanted to a relatively low concentration in the surface of a silicon substrate (1) in a low-voltage NMOS region (LNR) thereby to form extension layers (61). Then, a silicon oxide film (OX2) is formed to cover the whole surface of the silicon substrate (1). The silicon oxide film (OX2) on the side surfaces of gate electrodes (51-54) is used as an offset sidewall. Then, boron is ion implanted to a relatively low concentration in the surface of the silicon substrate (1) in a low-voltage PMOS region (LPR) thereby to form P-type impurity layers (621) later to be extension layers (62).
申请公布号 US8415213(B2) 申请公布日期 2013.04.09
申请号 US201113185624 申请日期 2011.07.19
申请人 OTA KAZUNOBU;SAYAMA HIROKAZU;ODA HIDEKAZU;RENESAS ELECTRONICS CORPORATION 发明人 OTA KAZUNOBU;SAYAMA HIROKAZU;ODA HIDEKAZU
分类号 H01L21/8238;H01L27/092 主分类号 H01L21/8238
代理机构 代理人
主权项
地址