摘要 |
A writing circuit for a resistive memory cell arrangement is provided, the resistive memory cell arrangement including a plurality of resistive memory cells. The writing circuit includes a controlled voltage source including a plurality of pass transistors, wherein each pass transistor includes a first source/drain terminal, a second source/drain terminal and a gate terminal, and wherein the first source/drain terminal is configured to be electrically coupled to a power supply line and the second source/drain terminal is configured to be electrically coupled to a bit line associated with a resistive memory cell of the plurality of resistive memory cells, and a plurality of switches, wherein each switch is configured to control the gate terminal of the pass transistor, wherein the controlled voltage source is configured to supply a voltage to the resistive memory cell for a write operation. Further embodiments provide a resistive memory cell arrangement. |