发明名称 Joint process estimator with variable tap delay line for use in power amplifier digital predistortion
摘要 Methods and circuits for pre-distorting a signal to compensate for distortion introduced by an electronic device operating on the signal. In an example method, first and second signal samples representing the input and output of the electronic device are generated. The first and second signal samples are spaced at unit-delay intervals, and each of the second signal samples corresponds in time to one of the first signal samples. Pre-distortion weights are then calculated from the first and second signal samples, the pre-distortion weights corresponding to a pre-distortion model comprising a lattice-predictor memory model structure having multiple delays and having at least one multi-unit delay interval between adjacent delays. The calculated pre-distortion weights are then applied to the input signal, using a predistorter with a structure corresponding to the lattice-predictor memory model, to produce a pre-distorted input signal for input to the electronic device.
申请公布号 US8406708(B2) 申请公布日期 2013.03.26
申请号 US201013119166 申请日期 2010.11.16
申请人 BAI CHUNLONG;KILAMBI SAI;LEHMAN BRIAN;TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) 发明人 BAI CHUNLONG;KILAMBI SAI;LEHMAN BRIAN
分类号 H04B1/04 主分类号 H04B1/04
代理机构 代理人
主权项
地址