发明名称 Parallel decoder
摘要 A parallel decoder for decoding a code division multiplexed (CDM) signal. The parallel decoder has two matched filters, both operating at a frequency equal to half the chip rate of the CDM signal. One matched filter correlates odd-numbered chips of the CDM signal with odd-numbered chips of the spreading code. The other matched filter correlates even-numbered chips of the CDM signal with even-numbered chips of the spreading code. The two resulting correlated signals are combined, and the decoded signal is obtained from the combined signal. This arrangement doubles the maximum possible chip rate of the CDM signal.
申请公布号 US8401103(B2) 申请公布日期 2013.03.19
申请号 US20080230621 申请日期 2008.09.02
申请人 IWAMURA HIDEYUKI;KASHIMA MASAYUKI;OKI ELECTRIC INDUSTRY CO., LTD. 发明人 IWAMURA HIDEYUKI;KASHIMA MASAYUKI
分类号 H04L23/02;H04L5/12 主分类号 H04L23/02
代理机构 代理人
主权项
地址