发明名称 Method for manipulating and repartitioning a hierarchical integrated circuit design
摘要 A hardware description language representation of an original circuit block containing one or more hierarchies may be obtained. Some, or all of the hierarchies may be dissolved to access each circuit component within the original circuit block at a same level of hierarchy. Designated circuit components may then be grouped together to create new circuit blocks at a new level of hierarchy. Components and signals within each new circuit block may be renamed to match logically corresponding components and signals within each other new circuit block. Missing pins may be added for each new circuit block, and connected to respective associated signals within the new circuit block, and logically equivalent pins may be given the same name to ensure the new circuit blocks are logically equivalent to each other and have identical interfaces. One of the new circuit blocks may be selected for physical build to obtain one or more physical instances corresponding to the selected new circuit block, and a top-level build may link each new circuit block instance to one of those one or more physical instances.
申请公布号 US8397190(B2) 申请公布日期 2013.03.12
申请号 US201113196005 申请日期 2011.08.02
申请人 KENNEY ROBERT D.;YEUNG RAYMOND C.;MILLER PAUL K.;GLOWKA DONALD W.;REED JEFFREY B.;APPLE INC. 发明人 KENNEY ROBERT D.;YEUNG RAYMOND C.;MILLER PAUL K.;GLOWKA DONALD W.;REED JEFFREY B.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址