发明名称 DELAY CIRCUIT AND DELAY STAGE THEREOF
摘要 A delay circuit includes at least a delay stage. The delay stage includes an inverting receiver, a capacitive element, an output inverter, and a feedback transistor. The inverting receiver includes a resistive element. An input node of the inverting receiver receives an input signal, and the resistive element is coupled to an output node and an internal node of the inverting receiver. A capacitive element is coupled to the output node of the inverting receiver. An input node of the output inverter is coupled to the output node of the inverting receiver, and an output node of the output inverter outputs an output signal of the delay stage. The feedback transistor is coupled between the output node and the input node of output inverter, such that the feedback transistor compensates a delay time of the inverting receiver as at least one of a process, a supply-voltage, and a temperature varies.
申请公布号 US2013057322(A1) 申请公布日期 2013.03.07
申请号 US201113226269 申请日期 2011.09.06
申请人 CHOU MING-CHUNG;ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. 发明人 CHOU MING-CHUNG
分类号 H03L7/00 主分类号 H03L7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利