发明名称 TRENCH FILLING METHOD AND METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 Provided is a trench filling method, which includes: forming a silicon oxide liner on a semiconductor substrate with trenches formed therein, the trenches including narrow-width portions having a first minimum isolation width and wide-width portions having a second minimum isolation width being wider than the first minimum isolation width; forming an oxidation-barrier film on the silicon oxide liner; forming a silicon liner on the oxidation-barrier film; filling the narrow-width portions with a first filling material; filling the wide-width portions with a second filling material; and oxidizing the silicon liner.
申请公布号 US2013052795(A1) 申请公布日期 2013.02.28
申请号 US201213594217 申请日期 2012.08.24
申请人 WATANABE MASAHISA;TOKYO ELECTRON LIMITED 发明人 WATANABE MASAHISA
分类号 H01L21/762 主分类号 H01L21/762
代理机构 代理人
主权项
地址