发明名称 Delay line circuit and phase interpolation module thereof
摘要 A phase interpolation module comprising a first, second, and third phase interpolation units is proposed. Each of the first, second, and third phase interpolation units comprises a first through third inverters, a first and second resistors, wherein the first resistor is coupled between an output end of the first inverter and an input end of the third inverter, and the second resistor is coupled between an output end of the second inverter and the input end of the third inverter. The first and second inverters of the first phase interpolation unit receive a first signal, the first and second inverters of the third phase interpolation unit receive a second signal, and the first and second inverters of the second phase interpolation unit respectively receive the first and second signals.
申请公布号 US8384459(B2) 申请公布日期 2013.02.26
申请号 US201113104034 申请日期 2011.05.10
申请人 ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.;HSU JEN-SHOU 发明人 HSU JEN-SHOU
分类号 H03H11/16 主分类号 H03H11/16
代理机构 代理人
主权项
地址