摘要 |
A delay locked loop (DLL) circuit for improving jitters includes a detecting unit, a master controller, a slave controller, first and second variable delay lines, first and second dummy loads, and a processor. The master controller generates a first control signal in response to a detecting signal. The slave controller generates a second control signal in response to the detecting signal. The first variable delay line delays a reference clock in response to the first control signal so as to generate a delay clock. The processor is configured to selectively generate a slave input signal, wherein if the processor does not generate the slave input signal, the processor makes the second dummy load draw a load current from the slave controller.
|