发明名称
摘要 A wafer level package including a semiconductor chip having a plurality of bonding pads on a front surface thereof; a lower insulation layer formed on the semiconductor chip to expose the bonding pads; re-distribution lines formed on the lower insulation layer to be connected to the bonding pads at first ends thereof; an upper insulation layer formed on the lower insulation layer including the re-distribution lines, with portions of the re-distribution lines exposed; solder balls attached to the exposed portions of the re-distribution lines; and a cap covering a rear surface of the semiconductor chip.
申请公布号 JP5140314(B2) 申请公布日期 2013.02.06
申请号 JP20070127311 申请日期 2007.05.11
申请人 发明人
分类号 H01L23/12 主分类号 H01L23/12
代理机构 代理人
主权项
地址