摘要 |
A differential read only memory array includes a differential sense amplifier coupled to first and second bit lines. A first bit cell is coupled to a first word line and to the first and second bit lines. The at least one bit cell includes a first transistor having a gate coupled to the first word line, a drain coupled to the first bit line, and a source coupled to a first power supply line. A second transistor has a gate coupled to the first word line. A source and a drain of the second transistor are either both connected to the second bit line or both unconnected to the second bit line.
|