发明名称 Determining efficient buffering for multi-dimensional datastream applications
摘要 In one embodiment, a method of generating a circuit design is provided. For each data terminal connecting a plurality of components in a circuit design, a respective list of dimensions of data used by the data terminal are determined. A plurality of exchange orderings are generated that each indicate an order in which dimensions are exchanged between the lists. For each exchange ordering, dimensions are exchanged between the lists according to the exchange ordering to produce a set of supplemented lists of dimensions. A set of buffers for buffering data between the data terminals are determined based on the supplemented lists of dimensions. Memory requirements are determined for each of the set of buffers. The circuit design is modified to include the one of the determined sets of buffers having a lowest memory requirement.
申请公布号 US8365109(B1) 申请公布日期 2013.01.29
申请号 US201213535123 申请日期 2012.06.27
申请人 XILINX, INC.;PERRY THOMAS P.;WALKE RICHARD L. 发明人 PERRY THOMAS P.;WALKE RICHARD L.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址