发明名称 Method for forming bearing structure of interconnection levels, involves forming openings in bearing structure from side to boundary by etching, and covering bottom part and sides of openings by layer of conductive material
摘要 <p>The method involves forming interconnection levels (3, 5) on two sides of a silicon wafer (1). Openings are formed in a bearing structure from a side to a boundary by etching, where the boundary is formed between the silicon wafer and the interconnect levels of a face of the bearing structure. A bottom part and sides of the openings are covered by a layer of a conductive material (57). A polymer layer (58) is deposited over the layer of conductive material to fill the openings formed in the bearing structure. An insulating layer (56) is formed on walls of the openings. An independent claim is also included for a device for forming a bearing structure of interconnection levels.</p>
申请公布号 FR2978295(A1) 申请公布日期 2013.01.25
申请号 FR20110056516 申请日期 2011.07.18
申请人 STMICROELECTRONICS SA 发明人 CARPENTIER JEAN-FRANCOIS;BAR PIERRE;JOBLOT SYLVAIN
分类号 H01L21/768;H01L21/70;H01L23/522 主分类号 H01L21/768
代理机构 代理人
主权项
地址
您可能感兴趣的专利