发明名称 Parallel interface for configuring programmable devices
摘要 An interface between a programmable device and an external device coupled to the programmable device is described. The interface includes configurable control pins for providing control signals to the external device. The programmable device may be a field programmable gate array and the external device may be a nonvolatile memory. In some cases, the interface may be used to provide a byte-wide, or other parallel, interface. After configuration, the pins of the interface may be reclaimed and used for other purposes, such as accessing one or more external memories or other devices connected to a bus.
申请公布号 US7358762(B1) 申请公布日期 2008.04.15
申请号 US20050131764 申请日期 2005.05.18
申请人 发明人
分类号 H03K19/173 主分类号 H03K19/173
代理机构 代理人
主权项
地址