发明名称 |
MEMORY CIRCUITS, SYSTEMS, AND METHODS FOR PROVIDING BIT LINE EQUALIZATION VOLTAGES |
摘要 |
A memory circuit includes at least one memory cell for storing a charge representative of a datum. The memory cell is coupled with a word line and a first bit line. At least one bit line equalization transistor is coupled between the first bit line and a second bit line. A bit line equalization circuit is coupled with the bit line equalization transistor. The bit line equalization circuit is configured for providing a pulse to the bit line equalization transistor to substantially equalize voltages of the first bit line and the second bit line during a standby period before an access cycle of the memory cell. |
申请公布号 |
KR101223818(B1) |
申请公布日期 |
2013.01.17 |
申请号 |
KR20100012147 |
申请日期 |
2010.02.09 |
申请人 |
|
发明人 |
|
分类号 |
G11C5/14;G11C7/12;G11C7/22 |
主分类号 |
G11C5/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|