发明名称 SEMICONDUCTOR DEVICE PACKAGES WITH SOLDER JOINT ENHANCEMENT ELEMENT AND RELATED METHODS
摘要 A semiconductor device package including a substrate, first and second solder joints, a die pad, leads and enhancement elements surrounding the die pad, a chip electrically connected to the leads, and a package body encapsulating the chip, portions of the leads, and portions of the enhancement elements, but leaving exposed at least a side surface of each enhancement element. Side surfaces of the enhancement elements and the package body are coplanar. The substrate includes first pads corresponding to the leads and second pads corresponding to the enhancement elements. The first solder joints are disposed between the first pads and the leads. The second solder joints are disposed between the second pads and the enhancement elements. The second solder joints contact side surfaces of the enhancement elements. The surface area of the second pads is greater than the surface area of the corresponding enhancement elements.
申请公布号 US2013009313(A1) 申请公布日期 2013.01.10
申请号 US201213433061 申请日期 2012.03.28
申请人 CHIANG PO-SHING;HU PING-CHENG;TSAI YU-FANG 发明人 CHIANG PO-SHING;HU PING-CHENG;TSAI YU-FANG
分类号 H01L23/48;H01L21/60 主分类号 H01L23/48
代理机构 代理人
主权项
地址