发明名称 METHODS FOR STRESSING TRANSISTOR CHANNELS OF A SEMICONDUCTOR DEVICE STRUCTURE, AND A RELATED SEMICONDUCTOR DEVICE STRUCTURE
摘要 The present invention includes methods for stressing transistor channels of semiconductor device structures. Such methods include the formation of so-called near-surface nanocavities adjacent to the source/drain regions, forming extensions of the source/drain regions adjacent to and including the nanocavities, and implanting matter of a type that will expand or contract the volume of the nanocavities, depending respectively upon whether compressive strain is desirable in transistor channels between the nanocavities, as in PMOS field effect transistors, or tensile strain is wanted in transistor channels, as in NMOS field effect transistors, to enhance carrier mobility and transistor speed. Semiconductor device structures and semiconductor devices including these features are also disclosed.
申请公布号 US2013001575(A1) 申请公布日期 2013.01.03
申请号 US201213611249 申请日期 2012.09.12
申请人 MICRON TECHNOLOGY, INC.;BHATTACHARYYA ARUP;FORBES LEONARD;FARRAR PAUL A. 发明人 BHATTACHARYYA ARUP;FORBES LEONARD;FARRAR PAUL A.
分类号 H01L29/786;H01L21/336 主分类号 H01L29/786
代理机构 代理人
主权项
地址
您可能感兴趣的专利