| 摘要 |
A voltage level shift circuit (4B) for shifting a digital input signal having a narrow amplitude voltage range to a digital output signal having a wide amplitude voltage range comprising counter acting bistable current branches,
wherein the output voltage swing of said voltage level shift circuit (4B) is separated from the input voltage swing of said voltage level shift circuit (4B) by cascode transistors (T11, T12).
|
