发明名称 |
Controlling depth and latency of exit of a virtual processor's idle state in a power management environment |
摘要 |
A mechanism is provided in a logically partitioned data processing system for controlling depth and latency of exit of a virtual processor's idle state. A virtualization layer generates a cede latency setting information (CLSI) data. Responsive to booting a logical partition, the virtualization layer communicates the CLSI data to an operating system (OS) of the logical partition. The OS determines, based on the CLSI data, a particular idle state of a virtual processor under a control of the OS. Responsive to the OS calling the virtualization layer, the OS communicates the particular idle state of the virtual processor to the virtualization layer for assigning the particular idle state and wake-up characteristics to the virtual processor.
|
申请公布号 |
US8341628(B2) |
申请公布日期 |
2012.12.25 |
申请号 |
US20090645597 |
申请日期 |
2009.12.23 |
申请人 |
ARNDT RICHARD LOUIS;FRANCOIS CHRISTOPHER;NAYAR NARESH;RAJAMANI KARTHICK;RAWSON, III FREEMAN LEIGH;SWANBERG RANDAL CRAIG;INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ARNDT RICHARD LOUIS;FRANCOIS CHRISTOPHER;NAYAR NARESH;RAJAMANI KARTHICK;RAWSON, III FREEMAN LEIGH;SWANBERG RANDAL CRAIG |
分类号 |
G06F9/455;G06F1/00 |
主分类号 |
G06F9/455 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|