发明名称 |
2-phase gain calibration and scaling scheme for switched capacitor sigma-delta modulator using a chopper voltage reference |
摘要 |
A sigma-delta modulator has a chopper voltage reference providing a reference signal having a clock dependent offset voltage, a single-bit or a multi-bit digital-to-analog converter (DAC); a plurality of capacitor pairs; a plurality of switches to couple any capacitor pair to an input or reference signal; and a control unit controlling sampling through said switches to perform a charge transfer in two phases wherein any capacitor pair can be selected to be assigned to the input or reference signal, wherein after a plurality of charge transfers a gain error cancellation is performed by rotating the capacitor pairs cyclically, and wherein a DAC output value and a reference offset state define switching sequences wherein each switching sequence independently rotates said capacitor pairs and wherein at least one switching sequence is selected depending on a current DAC output value and a current reference offset state. |
申请公布号 |
US8339299(B2) |
申请公布日期 |
2012.12.25 |
申请号 |
US201113004127 |
申请日期 |
2011.01.11 |
申请人 |
QUIQUEMPOIX VINCENT;JOHNER YANN;BELLINI GABRIELE;MICROCHIP TECHNOLOGY INCORPORATED |
发明人 |
QUIQUEMPOIX VINCENT;JOHNER YANN;BELLINI GABRIELE |
分类号 |
H03M3/00 |
主分类号 |
H03M3/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|