发明名称 Clock recovery method over packet switched networks based on network quiet period detection
摘要 <p>A method of recovering timing information in a packet network, involves detecting quiet periods in the packet network when network packet delay variation (PDV) is low. A frequency prediction unit is trained during the quiet periods to learn output clock variations of a timing recovery unit to permit the frequency prediction unit to predict frequency update values for a local oscillator during non quiet periods taking into account the historical output clock variations during quiet periods. The output of the frequency prediction unit is used as the active frequency update values during non quiet periods. </p>
申请公布号 EP2360861(A3) 申请公布日期 2012.12.19
申请号 EP20110153278 申请日期 2011.02.04
申请人 ZARLINK SEMICONDUCTOR INC. 发明人 RAHBAR, KAMRAN
分类号 H04J3/06 主分类号 H04J3/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利