首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Combination lock
摘要
申请公布号
US2087568(A)
申请公布日期
1937.07.20
申请号
US19340749989
申请日期
1934.10.25
申请人
LAURENT DESTINAY
发明人
DESTINAY LAURENT
分类号
E05B37/12
主分类号
E05B37/12
代理机构
代理人
主权项
地址
您可能感兴趣的专利
THIN-FILM TRANSISTOR AND ITS MANUFACTURE
COMPLEMENTARY COMPOUND SEMICONDUCTOR DEVICE AND ITS MANUFACTURE
VACUUM PROCESSOR
METHOD AND APPARATUS FOR MEASURING LIFETIME
WELDING METHOD FOR ELECTRODE OF SEMICONDUCTOR CHIP
MONOLITHIC PREAMPLIFIER IC
CHARGE TRANSFER ELEMENT
FIELD-EFFECT SEMICONDUCTOR DEVICE
THIN FILM TRANSISTOR AND ITS MANUFACTURE
METHOD OF FORMING THIN FILM TRANSISTOR
METHOD AND APPARATUS FOR REMOVING MAGNETIC FLUX TRAP OF SUPERCONDUCTING QUANTUM INTERFERENCE ELEMENT
LEAD FRAME
MANUFACTURE OF LEAD FRAME
MANUFACTURE OF SEMICONDUCTOR DEVICE
PRETREATING APPARATUS FOR SILICON WAFER BEFORE INSPECTION
APPARATUS AND METHOD FOR MEASURING SEMICONDUCTOR ELECTRIC CHARACTERISTIC
MANUFACTURE OF SEMICONDUCTOR DEVICE
MICROWAVE PLASMA ETCHING DEVICE
HEAT RESISTANT OHMIC ELECTRODE ON SEMICONDUCTOR DIAMOND LAYER AND ITS FORMATION
MANUFACTURE OF COMPOUND SEMICONDUCTOR
