发明名称 LEVEL CONTROL CIRCUIT, LEVEL CONTROL METHOD, AND LEVEL CONTROL SYSTEM
摘要 A level control circuit that generates output signal for level control includes: a control information storage that stores control information corresponding to a signal level, a control information circuit that outputs the output signal for level control corresponding to the signal level of a first input signal based on the control information stored in the control information storage; and an information update circuit that updates the control information of the control information storage according to the signal level of a second input signal.
申请公布号 US2012293228(A1) 申请公布日期 2012.11.22
申请号 US201213450577 申请日期 2012.04.19
申请人 KAI YUTAKA;YOSHIDA SETSUO;YOSHIDA TAKU;HARADA KEISUKE;FUJITSU LIMITED 发明人 KAI YUTAKA;YOSHIDA SETSUO;YOSHIDA TAKU;HARADA KEISUKE
分类号 H03G7/00 主分类号 H03G7/00
代理机构 代理人
主权项
地址