发明名称 PROCESSOR, MULTIPROCESSOR SYSTEM, PROCESSOR SYSTEM, INFORMATION PROCESSING DEVICE, AND TEMPERATURE CONTROL METHOD
摘要 <p>An instruction decoder 14 identifies, for each instruction, an operational block involved in the execution of the instruction and an associated heat release coefficient. The instruction decoder stores identified information in a heat release coefficient profile 20. An instruction scheduler 16 schedules the instructions in accordance with the dependence of the instructions on data. A heat release frequency adder 32 cumulatively adds the heat release coefficient to the heat release frequency of the operational block held in the operational block heat release frequency register 22 as the execution of the scheduled instructions proceeds. A heat release frequency subtractor 34 subtracts from the heat release frequency of the operational blocks in the operational block heat release frequency register 22 in accordance with heat discharge that occurs with time. A hot spot detector 36 detects an operational block with its heat release frequency, held in the operational block heat release frequency register 22, exceeding a predetermined threshold value as a hot spot. The instruction scheduler 16 delays the execution of the instruction involving for its execution the operational block identified as a hot spot.</p>
申请公布号 EP1734446(B1) 申请公布日期 2012.11.21
申请号 EP20040807565 申请日期 2004.12.22
申请人 SONY COMPUTER ENTERTAINMENT INC. 发明人 ADACHI, K.;YAZAWA, K.;TAKIGUCHI, I.;IMAI, A.;TAMURA, T.
分类号 G06F1/32;G06F9/32;G06F1/00;G06F1/20;G06F9/30;G06F9/38;G06F9/46;G06F9/48;G06F9/50;G06F15/177 主分类号 G06F1/32
代理机构 代理人
主权项
地址
您可能感兴趣的专利