摘要 |
Methods and apparatus are provided for trimming one or more clock buffers in a clock and data recovery system in a receiver using a phase shift of the transmit data. At least one clock buffer is trimmed by synchronizing the clock and data recovery system to a transmit clock received from a transmitter. A transmit data signal that is received from the transmitter is then sampled using at least a first latch in the receiver. A phase of the transmit data signal is adjusted in the transmitter until values sampled by the first latch satisfy a first predefined criteria (such as approximately 50% binary ones and 50% binary zeroes). The phase of the transmit data signal is adjusted again to an approximate phase location of a second latch in the receiver, and the transmit data signal is sampled using the second latch. A phase of a clock buffer associated with the second latch is then adjusted until values sampled by the second latch satisfy a second predefined criteria.
|