发明名称 TCE compensation for package substrates for reduced die warpage assembly
摘要 A method for assembling die packages includes attaching contacts on a first side of a plurality of first die to substrate pads on a top surface of a composite carrier. The composite carrier includes a package substrate including at least one embedded metal layer having its bottom surface secured to a semiconductor wafer. The composite carrier minimizes effects of the CTE mismatch between the die and the package substrate during assembly reduces warpage of the die. After the attaching, the semiconductor wafer is removed from the package substrate. Electrically conductive connectors are attached to the bottom surface of the package substrate, and the package substrate is sawed to form a plurality of singulated die packages.
申请公布号 US8298863(B2) 申请公布日期 2012.10.30
申请号 US20100770058 申请日期 2010.04.29
申请人 TEXAS INSTRUMENTS INCORPORATED 发明人 SIMMONS-MATTHEWS MARGARET
分类号 H01L21/44;H01L21/48 主分类号 H01L21/44
代理机构 代理人
主权项
地址
您可能感兴趣的专利