摘要 |
A semiconductor memory device includes a memory cell array including memory block groups each coupled to bit lines, a page buffer group coupled to first bit lines of a first memory block group and configured to control voltages of the first bit lines of the first memory block group depending on data to be stored in memory cells in a program operation and configured to sense the voltage of the first bit lines in a read operation, at least one bit line coupling circuit configured to couple first bit lines of a nth memory block group to the page buffer group by selectively coupling first bit lines of the first to nth memory block groups in response to bit line coupling signals, and bit line control circuits configured to control second bit lines of the memory block groups in response to bit line control signals.
|