摘要 |
A timing generator that outputs a timing signal obtained by delaying an input signal, comprising first and second period delay sections that each output a rate signal obtained by delaying the input signal by a delay amount corresponding to an integer multiple of a period of an operation clock supplied thereto; a first high-accuracy delay section that outputs the timing signal obtained by delaying a signal input thereto by a delay amount that is less than the period of the operation clock; and a mode switching section that switches between a low-speed mode, in which the rate signal output by the first period delay section is input to the first high-accuracy delay section, and a high-speed mode, in which a signal obtained by interleaving the rate signals output by the first period delay section and the second period delay section is input to the first high-accuracy delay section. |