发明名称 Allocation of counters from a pool of counters to track mappings of logical registers to physical registers for mapper based instruction executions
摘要 <p>A mapper unit 122 of an out-of-order processor 100 assigns a particular counter currently in a counter free pool 116 to count a number of mappings of logical registers to a particular physical register from among multiple physical registers, responsive to an execution of an instruction by the mapper unit mapping at least one logical register to the particular physical register. The number of counters is less than the number of physical registers. The mapper unit, responsive to the counted number of mappings of logical registers to the particular physical register decremented to less than a minimum value, returns the particular counter to the counter free pool.</p>
申请公布号 GB2490033(A) 申请公布日期 2012.10.17
申请号 GB20120006448 申请日期 2012.04.12
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BRIAN DAVID BARRICK;GREGORY WILLIAM ALEXANDER;III JOHN WESLEY WARD
分类号 G06F9/30;G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址