| 摘要 |
Various apparatuses, methods and systems for frequency dividing a clock signal are disclosed herein. For example, some embodiments of the present invention provide an apparatus including a plurality of multiplexers connected in series with the clock signal, each having a plurality of inputs of different phase delays. The apparatus also includes a delta sigma modulator connected to control inputs on the plurality of multiplexers. The delta sigma modulator is adapted to repeatedly select different ones of the pluralities of inputs of different phase delays in the plurality of multiplexers to change a divide ratio between the clock signal and an output of the plurality of multiplexers. The apparatus also includes a multiplexer usage accumulator connected to the delta sigma modulator to track usage of the plurality of multiplexers. The apparatus also includes a scrambler circuit connected between the delta sigma modulator and the control inputs on the plurality of multiplexers, adapted to control settings in the plurality of multiplexers based at least in part on the multiplexer usage accumulator. |
