摘要 |
An instruction translator translates a conditional store instruction (specifying data register, base register, and offset register of the register file) into at least two microinstructions. An out-of-order execution pipeline executes the microinstructions. To execute a first microinstruction, an execution unit receives a base value and an offset from the register file and generates a first result as a function of the base value and offset. The first result specifies the memory location address. To execute a second microinstruction, an execution unit receives the first result and writes the first result to an allocated entry in the store queue if the condition flags satisfy the condition (the store queue subsequently writes the data to the memory location specified by the address), and otherwise kills the allocated store queue entry so that the store queue does not write the data to the memory location specified by the address. |
申请人 |
VIA TECHNOLOGIES, INC.;HENRY, G. GLENN;COL, GERARD M.;EDDY, COLIN;HOOKER, RODNEY E.;PARKS, TERRY |
发明人 |
HENRY, G. GLENN;COL, GERARD M.;EDDY, COLIN;HOOKER, RODNEY E.;PARKS, TERRY |