发明名称 |
Gate driving circuit and display device having the gate driving circuit |
摘要 |
An output part outputs a high voltage of a first clock signal as a high voltage of an (m)-th gate signal (m is a natural number) and a low voltage in response to a high signal of an (m+1)-th gate signal outputted from an (m+1)-th stage. A first maintenance part maintains a control part of the pull-up part at a low voltage in response to an (m−1)-th node signal or an (m+1)-th node signal lower than a high signal of a second clock signal having a phase opposite to the phase of the first clock signal received from an (m−1)-th stage or the (m+1)-th stage. A second maintenance part maintains the low voltage of the (m)-th gate signal in response to the (m−1)-th node signal or the (m+1)-th node signal. |
申请公布号 |
US8284149(B2) |
申请公布日期 |
2012.10.09 |
申请号 |
US20090508054 |
申请日期 |
2009.07.23 |
申请人 |
YOON SOO-WAN;GOH JOON-CHUL;CHAI CHONG-CHUL;YOON YOUNG-SOO;JO SEI-HYOUNG;SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
YOON SOO-WAN;GOH JOON-CHUL;CHAI CHONG-CHUL;YOON YOUNG-SOO;JO SEI-HYOUNG |
分类号 |
G09G3/36 |
主分类号 |
G09G3/36 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|