发明名称 Phase-locked loop circuit and radio receiver
摘要 The voltage-controlled oscillator generates a first signal and a second signal having a phase reverse to that of the first signal, frequencies thereof being controlled depending on control voltages. The sub-sampling phase comparator generates first/second sampled voltages by sampling voltages of the first/second signals in each cycle of the reference signal having cycles. The current generating circuit has first/second charge pumps configured to generate first/second current signal depending on supply voltages, the second current signal having a polarity reverse to that of the first current signal. The selection controller selectively carries out a first supply mode for supplying the first and second sampled voltages to the second and first charge pumps and a second supply mode for supplying the first and second sampled voltages to the first and second charge pumps respectively. The loop filter generates the control voltages supplied to the voltage-controlled oscillator by smoothing the composite current signal.
申请公布号 US8283957(B2) 申请公布日期 2012.10.09
申请号 US201113036860 申请日期 2011.02.28
申请人 SAI AKIHIDE;KABUSHIKI KAISHA TOSHIBA 发明人 SAI AKIHIDE
分类号 H03L7/06 主分类号 H03L7/06
代理机构 代理人
主权项
地址