METHOD FOR RANKING PATHS FOR POWER OPTIMIZATION OF AN INTEGRATED CIRCUIT DESIGN AND CORRESPONDING COMPUTER PROGRAM PRODUCT

摘要

The invention pertains to a method for ranking paths for power optimization of an integrated circuit design (10), comprising identifying a plurality of paths of the integrated circuit design (10), each path comprising one or more instances (24, 26, 28, 34, 38, 46) of electronic devices providing an instance power estimate for each instance in the identified paths providing, for each identified path, at least one weighted power estimate based on the instance power estimates for instances (24, 26, 28, 34, 38, 46) in the path, and providing a ranking of the paths based on the least one weighted power estimate. The invention also pertains to a corresponding computer program product.