发明名称 |
INTEGRATED CIRCUIT AND METHOD FOR REDUCING VIOLATIONS OF A TIMING CONSTRAINT |
摘要 |
<p>An integrated circuit comprises a shared resource for providing data to a buffer. The buffer is coupled to a buffer level monitor and a filling circuit. An access-requesting circuit is coupled to the shared resource for receiving the data from the shared resource when the access-requesting circuit has access to the shared resource. An arbiter is coupled to the shared resource, the filling circuit, and the access-requesting circuit, for receiving access requests from the filling circuit and from the access-requesting circuit, and for granting to a selected one thereof access to the shared resource. A controller is coupled to the buffer level monitor and to the access-requesting circuit, for causing the access-requesting circuit to reduce a rate of access requests sent to the arbiter when a condition involving the monitored level of data in the buffer indicates an anticipated violation of a timing constraint.</p> |
申请公布号 |
EP2504768(A1) |
申请公布日期 |
2012.10.03 |
申请号 |
EP20090851598 |
申请日期 |
2009.11.26 |
申请人 |
FREESCALE SEMICONDUCTOR, INC. |
发明人 |
MOSTINSKI, ROMAN;KOCH, LAVI;SMOLYANSKY, LEONID |
分类号 |
G06F13/372;G06F13/16;G06F13/36;G06F13/366 |
主分类号 |
G06F13/372 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|