发明名称 |
SYNCHRONIZATION METHOD, MULTI-CORE PROCESSOR SYSTEM, AND SYNCHRONIZATION SYSTEM |
摘要 |
An objective of the present invention is to avoid performance declines which occur because of redundant synchronization processes. When a synchronization point is reached at a time (t1), a CPU (#0) transmits a synchronization signal to a CPU (#1) and a CPU (#2). Given that the CPU (#1) and the CPU (#2) are in critical sections at the time (t1), the synchronization signal cannot be received. Next, at a time (t2), upon receipt of the synchronization signal, the CPU (#2), carries out a speculative execution with a copy destination shared memory region (104) which is a copy of a shared memory region (103) as an access destination thereof, while transmitting a ready signal to the CPU (#0) and the CPU (#1). At a time (t3), upon receipt of the synchronization signal, the CPU (#1) transmits the ready signal to the CPU (#0) and the CPU (#2). Upon receipt of the ready signal, the CPU (#2) assesses whether the synchronization process is redundant by comparing the data in the shared memory region (103) with the data in the copy destination shared memory region (104). |
申请公布号 |
WO2012124078(A1) |
申请公布日期 |
2012.09.20 |
申请号 |
WO2011JP56262 |
申请日期 |
2011.03.16 |
申请人 |
FUJITSU LIMITED;YAMASHITA, KOICHIRO;YAMAUCHI, HIROMASA;SUZUKI, TAKAHISA;KURIHARA, KOJI |
发明人 |
YAMASHITA, KOICHIRO;YAMAUCHI, HIROMASA;SUZUKI, TAKAHISA;KURIHARA, KOJI |
分类号 |
G06F9/52 |
主分类号 |
G06F9/52 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|