发明名称 Level shift circuit
摘要 A level shift circuit includes a level shift voltage generation circuit that receives an input signal having an amplitude between a first voltage system power supply voltage and a ground potential and outputs an output signal voltage having an amplitude between a second voltage system power supply voltage and the ground potential, a replica circuit configured to be a replica of the level shift voltage generation circuit, the replica circuit monitoring a threshold voltage of a first voltage system and a threshold voltage of a second voltage system, and enabling the level shift voltage generation circuit to generate of the output voltage synchronized in such a manner that, when the input voltage crosses the logic threshold of the first voltage system, the output voltage crosses the logic threshold of the second voltage system, and a bias generation circuit that generates a bias for adjusting variations of the output voltages of the level shift voltage generation circuit and the replica circuit, and supplies the bias to the level shift voltage generation circuit and the replica circuit.
申请公布号 US8264269(B2) 申请公布日期 2012.09.11
申请号 US20100801246 申请日期 2010.05.28
申请人 UCHINO TATSUYA;SAITOU HIROMI;RENESAS ELECTRONICS CORPORATION 发明人 UCHINO TATSUYA;SAITOU HIROMI
分类号 H03L5/00 主分类号 H03L5/00
代理机构 代理人
主权项
地址