发明名称 |
Epitaxy profile engineering for FinFETs |
摘要 |
A method of forming an integrated circuit structure includes providing a wafer including a substrate and a semiconductor fin at a major surface of the substrate, and performing a deposition step to epitaxially grow an epitaxy layer on a top surface and sidewalls of the semiconductor fin, wherein the epitaxy layer includes a semiconductor material. An etch step is then performed to remove a portion of the epitaxy layer, with a remaining portion of the epitaxy layer remaining on the top surface and the sidewalls of the semiconductor fin. |
申请公布号 |
US8263451(B2) |
申请公布日期 |
2012.09.11 |
申请号 |
US20100713573 |
申请日期 |
2010.02.26 |
申请人 |
SU CHIEN-CHANG;KWOK TSZ-MEI;LIN HSIEN-HSIN;SUNG HSUEH-CHANG;PAI YI-FANG;CHEN KUAN-YU;TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. |
发明人 |
SU CHIEN-CHANG;KWOK TSZ-MEI;LIN HSIEN-HSIN;SUNG HSUEH-CHANG;PAI YI-FANG;CHEN KUAN-YU |
分类号 |
H01L21/336;H01L21/8234 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|