发明名称 THREE DIMENSIONAL MEMORY SYSTEM WITH COLUMN PIPELINE
摘要 A monolithic three dimensional array of non-volatile storage elements is arranged in blocks. The non-volatile storage elements are connected to bit lines and word lines. The bit lines for each block are grouped into columns of bit lines. The columns of bit lines include top columns of bit lines that are connected to selection circuits on a top side of a respective block and bottom columns of bit lines that are connected to selection circuits on a bottom side of the respective block. Programming of data is pipelined between two or more columns of bit lines in order to increase programming speed. One embodiment of the programming process includes selectively connecting two columns of bit lines to a set of one or more selection circuits, using the one or more selection circuits to selectively connect one of the two columns of bit lines to one or more signal sources, programming non-volatile storage elements for the column of bit lines that is currently connected to the one or more signal sources, and changing one of the columns of bit lines connected to the set of one or more selection circuits while another column of bit lines is being programmed.
申请公布号 US2012224408(A1) 申请公布日期 2012.09.06
申请号 US201113039574 申请日期 2011.03.03
申请人 YAN TIANHONG;BALAKRISHNAN GOPINATH;LEE JEFFREY KOON YEE;LIU TZ-YI 发明人 YAN TIANHONG;BALAKRISHNAN GOPINATH;LEE JEFFREY KOON YEE;LIU TZ-YI
分类号 G11C11/00;G11C7/00 主分类号 G11C11/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利