发明名称 Memory circuit system and method
摘要 A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.).
申请公布号 US8244971(B2) 申请公布日期 2012.08.14
申请号 US20070929636 申请日期 2007.10.30
申请人 RAJAN SURESH NATARAJAN;SCHAKEL KEITH R.;SMITH MICHAEL JOHN SEBASTIAN;WANG DAVID T.;WEBER FREDERICK DANIEL;GOOGLE INC. 发明人 RAJAN SURESH NATARAJAN;SCHAKEL KEITH R.;SMITH MICHAEL JOHN SEBASTIAN;WANG DAVID T.;WEBER FREDERICK DANIEL
分类号 G06F12/00;G06F9/44;G06F9/455;G06F12/06;G06F13/00;G06F13/10;G06F13/12;G06F13/28;G11C7/00;G11C7/02 主分类号 G06F12/00
代理机构 代理人
主权项
地址